Architecture and Assembly Programming

University of South Carolina

Introduction to Computer Architecture Fall, 2024 Mehdi Yaghouti



University of South Carolina (M. Y.)

イロト イ団ト イヨト イヨト

- The architecture is the programmer's view of a CPU
- The architecture is mainly defined by Instruction set and the Operand locations

イロト イヨト イヨト イヨト

- The architecture is the programmer's view of a CPU
- The architecture is mainly defined by Instruction set and the Operand locations
- Each instruction includes both the operation to perform and the necessary operands

イロト イ団ト イヨト イヨト

- The architecture is the programmer's view of a CPU
- The architecture is mainly defined by Instruction set and the Operand locations
- Each instruction includes both the operation to perform and the necessary operands
- Instructions will be eventually encoded in machine language as 0s and 1s
- \bullet It is way easier to write symbolic codes in assembly language rather than 0s and 1s
- Each CPU has its own specific instructions set

イロン イ団 とくほとう ほんし

- The architecture is the programmer's view of a CPU
- The architecture is mainly defined by Instruction set and the Operand locations
- Each instruction includes both the operation to perform and the necessary operands
- Instructions will be eventually encoded in machine language as 0s and 1s
- It is way easier to write symbolic codes in assembly language rather than 0s and 1s
- Each CPU has its own specific instructions set
- The instruction sets of different architectures have a lot in common
- Once one instruction set is learned, understanding others is fairly straightforward
- Here we are more concerned about the common concepts rather than the differences

イロト イヨト イヨト イヨト

- The architecture is the programmer's view of a CPU
- The architecture is mainly defined by Instruction set and the Operand locations
- Each instruction includes both the operation to perform and the necessary operands
- Instructions will be eventually encoded in machine language as 0s and 1s
- It is way easier to write symbolic codes in assembly language rather than 0s and 1s
- Each CPU has its own specific instructions set
- The instruction sets of different architectures have a lot in common
- Once one instruction set is learned, understanding others is fairly straightforward
- Here we are more concerned about the common concepts rather than the differences
- In this course we focus on RISC-V architecture
- RISC-V is the first open source architecture with broad commercial support
- The architecture does not define the underlying hardware
- One architecture might have several implementations

イロト イヨト イヨト イヨト

- Assembly language is the human-readable representation of machine language
- Defined by Instructions and operand locations
- The operand determines the physical location from which the data must be retrieved

• RISC-V Operands:

- Immediate Values
- Registers
- Memory

イロト イヨト イヨト イヨト



- Mnemonic: A symbolic abbreviation used to represent an instruction
- Operands: Are the values or data on which the instruction operates

イロト イヨト イヨト イヨト

Operands

- Different operand types provides a range of trade-off between speed and capacity
- Constants:
 - Values directly embedded in the instruction itself
- Registers:
 - Fast storage locations directly accessible by the CPU
 - Store small amounts of data
- Memory:
 - Larger storage space, but slower access compared to registers
 - Used for additional data beyond what can be stored in registers
- An architecture is called 32-bits when it operates on 32-bit data
- Here we focus on 32-bit version of RISC-V (RV32I)

イロト イヨト イヨト イヨト

R-Type Instructions

• Some instructions have three operands

add	x5,	x2,	xЗ	#	x5	\leftarrow	x2	+	xЗ
sub	x4,	x6,	x7	#	x4	\leftarrow	x6	_	x7
and	x5,	x6,	x8	#	x5	\leftarrow	x6	&	x8

- We call this instructions R-Type
- The registers are ordered as destination, source-1 and source-2

イロン イ団 とくほとう ほんし

Registers

- Commonly used operands are kept in registers for faster access
- RISC-V Registers set

Name	Register Number	Use
zero	×0	Constant value 0
ra	×1	Return address
sp	x2	Stack pointer
gp	x3	Global pointer
tp	×4	Thread pointer
t0-2	x5-7	Temporary registers
s0/fp	x8	Saved register/Frame pointer
s1	x9	Saved register
a0-1	×10-11	Function arguments/Return values
a2-7	x12-17	Function arguments
s2-11	x18-27	Saved registers
t3-6	x28-31	Temporary registers

イロト イヨト イヨト イヨト

∃ 990

I-Type Instructions

- Some instructions have two register operands and one immediate operand
 - addi x3, x6, 4# $x3 \leftarrow x6 + 4$ andi x5, x4, 0xA# $x5 \leftarrow x4 \& 0xA$ slli x5, x6, 3# $x5 \leftarrow x6 << 3$
- We call this instructions I-Type
- In these instructions the last operand is a 12-bit immediate value
- The immediate value can be in given in decimal, hexadecimal or binary formats

▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ ― 三 ● ○○○

I-Type Instructions

- Some instructions have two register operands and one immediate operand
 - addi x3, x6, 4# $x3 \leftarrow x6 + 4$ andi x5, x4, 0xA# $x5 \leftarrow x4 & 0xA$ slli x5, x6, 3# $x5 \leftarrow x6 << 3$
- We call this instructions I-Type
- In these instructions the last operand is a 12-bit immediate value
- The immediate value can be in given in decimal, hexadecimal or binary formats

▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ ― 三 ● ○○○

Immediates

Immediate Values:

- Directly available from the instruction itself
- Do not require access to registers or memory
- Format:
 - Immediates can be written in decimal, hexadecimal, or binary
 - Hexadecimal constants start with 0x
 - Binary constants start with 0b, similar to C

• Representation:

- Immediates are 12-bit two's complement numbers
- They are sign-extended to 32 bits

• Common Usage:

- The addi is used to assign a constant to a register
- Example Code:

addi s5,x0,0b1101101

- addi s5,x0,0x6D
- addi s5,x0,109

イロト イポト イヨト --

Example

• Adding two decimal values

Assembly Code

addi x1, zero, 3	# x1<	3
addi x2, zero, 4	# x2<	4
add x3, x1, x2	# x3<	$\times 1 + \times 2$

Example

• Adding two hexadecimal values

Assembly Code

addi	x1, zero,0xA23	# x1<	0xA23
addi	x2, zero,0x1B0	# x2<	0x1B0
add	x3, x1, x2	# x3<	x1 + x2

イロト イヨト イヨト イヨト

∃ 990

• Registers as local variables

High-Level Code	Assembly Code
int b=4, c=3; int g=-1, h=-2, i=1, j=2;	addi s1, zero, 4 addi s2, zero, 3 addi s4, zero, -1
a = b - c f = (g+h) - (i+j)	addi s5, zero, 0xFFE addi s6, zero, 1 addi s7, zero, 0b10 sub s0, s1, s2 # a = b - c
	add t0, s4, s5 # t0 = g +h add t1, s6, s7 # t1 = i + j sub s3, t0, t1 # f = $(g+h) - (i+j)$

イロト イヨト イヨト イヨト

• lui, loads 20-bit immediate into the upper part of register

lui s0, 0xABCDE # s0 \leftarrow ABCDE000

• lui, loads 20-bit immediate into the upper part of register

lui s0, 0xABCDE # s0 \leftarrow ABCDE000

• Loading constants into registers

High-Level Code	Assembly Code								
int a=0xABCDE123;	lui s0, 0xABCDE addi s0, s0, 0x123	#s0 = 0xABCDE000 #s0 = 0xABCDE123							

イロト イヨト イヨト イヨト

• Loading constants into registers

High-Level Code	Assembly Code	
int a=0xABCDE123; int b=0xFEEDA787; int c=a & b;	lui s0, 0xABCDE addi s0, s0, 0x123 lui s1, 0xFEEDA addi s1, s1, 0x787 and s2, s1, s0	<pre>#s0 = 0xABCDE000 #s0 = 0xABCDE123 #s1= 0xFEEDA000 #s1= 0xFEEDA787 #s2= s1 & s0</pre>

イロト イヨト イヨト イヨト

Memory

• Registers and Memory:

- Registers are small and fast, but limited to 32 variables
- Memory provides larger storage but is slower
- Frequently used variables are stored in registers for quick access

• RISC-V Architecture

- Instructions operate exclusively on registers
- Data in memory must be moved to registers before processing
- The architecture we focus on, uses 32-bit memory addresses and data words

• Byte-Addressable Memory:

• We take memory as byte-addressable, where each byte has a unique address

	B	yte A	ddre	SS	Word Address				Da	ata			w	ord Numbe	r						
			•		•					•				•							
										:				:							
	13	12	11	10	00000010	С	D	1	9	A	6	5	В	Word 4							
	F	Е	D	С	000000C	4	0	F	3	0	7	8	8	Word 3							
	В	Α	9	8	0000008	0	1	E	Е	2	8	4	2	Word 2							
	7	6	5	4	00000004	F	2	F	1	A	С	0	7	Word 1							
	3	2	1	0	00000000	Α	В	С	D	E	F	7	8	Word 0							
	MSB			LSB		-						-	•	•		< 🗗	Э,	• •	Ъ,	1	୬ବ୍ଚ
Univ	versity (of Sout	h Caro	lina (N	Л. Y.)						USC	2			15	/ 72					

Memory Access

- Only Load and Store instructions access the memory
- These two instructions use base addressing mode
- Base addressing mode
 - Base address is stored in a register
 - **②** Effective memory address is formed by adding an immediate offset to the base
- Load Example

addi x6, x0, 0 # x6 \leftarrow 0 lw x5, 12(x6) # x5 \leftarrow Mem[x6+12]

イロト イポト イヨト --

Load Word

Load Example

 $x5 \leftarrow 0X40F30788$

Word Address				ord Number					
•	•								•
•					•				•
•					•				•
0000010	С	D	1	9	А	6	5	В	Word 4
000000C	4	0	F	3	0	7	8	8	Word 3
0000008	0	1	Е	Е	2	8	4	2	Word 2
0000004	F	2	F	1	A	С	0	7	Word 1
00000000	Α	В	С	D	Е	F	7	8	Word 0

イロト イヨト イヨト イヨト

Load the sign-extended lower half of the word

addi x6, x0, 0 # x6 \leftarrow 0 lh x5, 12(x6) # x5 \leftarrow Mem[x6+12]

Word Address

 C
 D
 1
 9
 A
 6
 5
 B
 Word 4

 0000000C
 4
 0
 F
 3
 0
 7
 8
 8
 Word 3

 00000008
 0
 1
 E
 2
 8
 4
 2
 Word 2

 00000000
 F
 2
 F
 1
 A
 C
 0
 Word 1

 00000000
 A
 B
 C
 D
 E
 F
 7
 8
 Word 1

Data

Word Number

.

$x5 \leftarrow 0X0000788$

<四><日><四><日><日><日><日><日<<00</br>

Load Byte

• Load the sign-extended byte

addi x6, x0, 0 lb x5, 12(x6)

 $x5 \leftarrow 0XFFFFF88$

Word Address				ord Numbe					
•				·					
•					•				·
•									•
0000010	С	D	1	9	A	6	5	В	Word 4
000000C	4	0	F	3	0	7	8	8	Word 3
0000008	0	1	E	Е	2	8	4	2	Word 2
0000004	F	2	F	1	Α	С	0	7	Word 1
00000000	А	В	С	D	Е	F	7	8	Word 0

<四><日><四><日><日><日><日><日<<00</br>

Save Word

• Save Word example

addi x6, x0, 0 lui x5, 0x01234 ori x5, x5, 0x567 sw x5, 12(x6) # x5 \rightarrow Mem[x6+12]

Word Address		Da	ord Number		
•			•	•	
•			•		•
•			•		•
0000010	CD	1 9	A 6	5 B	Word 4
000000C	01	23	45	67	Word 3
0000008	0 1	ΕE	28	42	Word 2
0000004	F 2	F 1	A C	07	Word 1
00000000	ΑB	CD	ΕF	78	Word 0

(日)

Save Half-Word

• Save half-word example

addi x6, x0, 0 lui x5, 0x01234 ori x5, x5, 0x567 sh x5, 12(x6) # x5 \rightarrow Mem[x6+12]

Word Address			Data V						ord Number			
•					•							
•					•				•			
•					•				•			
0000010	С	D	1	9	А	6	5	В	Word 4			
000000C	4	0	F	3	4	5	6	7	Word 3			
0000008	0	1	Е	Е	2	8	4	2	Word 2			
0000004	F	2	F	1	A	С	0	7	Word 1			
0000000	A	В	С	D	E	F	7	8	Word 0			

(日)

Save Byte

• Save byte example

addi x6, x0, 0 lui x5, 0x01234 ori x5, x5, 0x567 sb x5, 12(x6) # x5 \rightarrow Mem[x6+12]

Word Address	Data W				W	ord Number			
•	•					•			
•	•						•		
•	•					•			
0000010	С	D	1	9	А	6	5	В	Word 4
000000C	4	0	F	3	0	7	6	7	Word 3
0000008	0	1	Е	Е	2	8	4	2	Word 2
0000004	F	2	F	1	А	С	0	7	Word 1
0000000	А	В	С	D	Е	F	7	8	Word 0

(日)

Example

Memory

Word Address	Data					Word Number			
•	•							•	
:	:						:		
0000010	0	0	0	0	0	0	0	0	Word 4
000000C	0	0	0	0	0	0	0	0	Word 3
0000008	0	0	0	0	0	0	0	0	Word 2
00000004	F	F	F	F	0	0	0	0	Word 1
00000000	4	6	А	1	F	1	В	7	Word 0
	width = 4 bytes								

			Source Registers					
		s 1	0100 0110	1010 0001	1111 0001	1011 0111		
		s2	1111 1111	1111 1111	0000 0000	0000 0000		
Assembly	y Code			Res	sult			
Assembly and s3, s	y Code s1, s2	s3	0100 0110	Re: 1010 0001	sult 0000 0000	0000 0000		
Assembly and s3, s or s4, s	y Code s1, s2 s1, s2	s3 s4	0100 0110	Re: 1010 0001 1111 1111	sult 0000 0000 1111 0001	0000 0000 1011 0111		

• Memory access example

High-Level Code

```
mem[2] = mem[1] & mem[0];
mem[3] = mem[1] | mem[0];
mem[4] = mem[1] ^ mem[0];
```

Assembly Code

lw	s1, 0(zero)	# s1 = 0×46A1F1B
lw	s2, 4(zero)	# s2 = 0xFFFF0000
and	s3, s1, s2	# s3 = 0x46A10000
or	s4, s1, s2	$# s4 = 0 \times FFFF1B7$
xor	s5, s1, s2	$# s5 = 0 \times B95 EF1 B$
SW	s3, 8(zero)	
sw	s4, 12(zero)	
sw	s5, 16(zero)	

Shift Example

Memory

Word Address				Data				Word Numbe		
:				1					:	
•									•	
0000010	0	0	0	0	0	0	0	0	Word 4	
000000C	0	0	0	0	0	0	0	0	Word 3	
0000008	0	0	0	0	0	0	0	0	Word 2	
00000004	F	F	1	С	1	0	E	7	Word 1	
00000000	4	6	A	1	F	1	В	7	Word 0	
	4	wi	dth	1 =	4	byl	les	۲		

			Source Register						
			s5	1111 1111	0001 1100	0001 0000	1110 0111		
Assembly Code				Result					
slli tO,	s5,	7	t0	1000 1110	0000 1000	0111 0011	1000 0000		
srli sl,	s5,	17	s1	0000 0000	0000 0000	<mark>0</mark> 111 1111	1000 1110		
srai t2,	s5,	3	t2	111 1 1111	1110 0011	1000 0010	0001 1100		

• Memory access example

High-Level Code	Assembly Code	
int mem[5]; mem[2] = mem[1] <<7; mem[3] = (unsigned int)mem[1]>>17; mem[4] = mem[1] >>3;	<pre>lw s5, 4(zero) slli t0, s5, 7 srli s1, s5, 17 srai t2, s5, 3 sw t0, 8(zero) sw s1, 12(zero) sw t2, 16(zero)</pre>	<pre># s5 = 0xFF1C10E7 # t0 = 0x8E087380 # s1 = 0x00007F8E # t2 = 0xFFE3821C</pre>

・ロト ・ 四ト ・ ヨト ・ ヨト

• j is the unconditional jump instruction

Assembly Code

イロト イヨト イヨト イヨト

Conditional Branch

• beq, branch if equal

Assembly Code

• After executing the above code, s0 = ?

イロン イ団 とくほとう ほんし

Conditional Branch

bneq, branch if not equal

Assembly Code

• After executing the above code, s0 = ?

イロン イ団 とくほとう ほんし

• bltu, branch if less than (unsigned comparison)

```
Assembly Code
```

addi s0, zero, 0xFFF # s0 = 0xFFF addi s1, zero, 0x123 # s1 = 0x123 bltu s0, s1, sum # if s0< s1, jump to sum addi s0, zero, 10 # s0 = 10 sum: add s0, s0, s1 # s0 = s0 + s1

• After executing the above code, s0 = ?

イロン イ団 とくほとう ほんし

Conditional Branch

• blt, branch if less than (signed comparison)

Assembly Code

addi s0, zero,0xFFF # s0 = 0xFFF addi s1, zero,0x123 # s1 = 0x123 bit s0, s1, sum # if s0< s1, jump to sum addi s0, zero, 10 # s0 = 10 sum: add s0, s0, s1 # s0 = s0 + s1

• After executing the above code, s0 = ?

イロン イ団 とくほとう ほんし

• bgeu, branch if greater than or equal (unsigned comparison)

Assembly Code

addi s0, zero, 0xFFF # s0 = 0xFFF addi s1, zero, 0x123 # s1 = 0x123 bgeu s0, s1, sum # if s0 >= s1, jump to sum addi s0, zero, 10 # s0 = 10 sum: add s0, s0, s1 # s0 = s0 +s1

• After executing the above code, s0 = ?

イロト イヨト イヨト イヨト
• bge, branch if greater than or equal (signed comparison)

Assembly Code

addi s0, zero, 0xFFF # s0 = 0xFFF addi s1, zero, 0x123 # s1 = 0x123 bge s0, s1, sum # if s0 >= s1, jump to sum addi s0, zero, 10 # s0 = 10 sum: add s0, s0, s1 # s0 = s0 +s1

• After executing the above code, s0 = ?

イロト イヨト イヨト イヨト

.

Control Flow: If statement

• if statement

High-Level Code	Assembly Code	yes apples#oranges
<pre>if (apples == oranges) f = g + h; apples = oranges - h;</pre>	<pre># s0 = apples, s1 = oranges # s2 = f, s3 = g, s4 = h bne s0, s1, L1 # skip if (apples != oranges) add s2, s3, s4 # f = g + h L1: sub s0, s1, s4 # apples = oranges - h</pre>	f=g+h

イロト イヨト イヨト イヨト

∃ 990

Control Flow: If statement

• if statement

High-Level Code	Assembly Code	yes apples#oranges
<pre>if (apples == oranges) f = g + h; apples = oranges - h;</pre>	<pre># s0 = apples, s1 = oranges # s2 = f, s3 = g, s4 = h bne s0, s1, L1 # skip if (apples != oranges) add s2, s3, s4 # f = g + h L1: sub s0, s1, s4 # apples = oranges - h</pre>	f=g+h

• if/else statement

# s0 = apples, s # s2 = f, s3 = g bne s0, s1, f = g + h; else		
f = g - h; L1: sub s2, s3, L2:	s1 = oranges , s4 = h L1 # skip if (apples != oranges) s4 # f = g + h s4 # f = g - h]

・ロト ・ 日 ト ・ 日 ト ・ 日 ト

э

Control Flow: Switch statement

• switch as cascaded if statements

High-	Level	Code
-------	-------	------

```
switch (button) {
 case 1: amt = 20: break:
 case 2: amt = 50: break:
 case 3: amt = 100: break:
 default: amt = 0:
// equivalent function using
// if/else statements
if (button == 1) amt = 20;
else if (button == 2) amt = 50;
else if (button == 3) amt = 100:
else
                     amt = 0:
```

Assembly Code		yes 1
∦ sO = button, s1 = amt		
casel: addi t0, zero, 1 bne s0, t0, case2 addi s1, zero, 20 j done case2: addi t0, zero, 2 bne s0, t0, case3 addi s1, zero, 50 j done case3: addi t0, zero, 3 bne s0, t0, default addi s1, zero, 100 j done default: add s1, zero, zero done:	# t0 = 1 # button == 1? # if yes, amt = 20 # break out of case # t0 = 2 # button == 2? # if yes, amt = 50 # break out of case # t0 = 3 # button == 3? # if yes, amt = 100 # break out of case # amt=0	yes s0 = 2 yes s0 = 2 no s1 = 50 s1 = 50 s1 = 100 s1 = 100 s1 = 100
	< □ > < 一	▲ 国 ▶ ▲ 国 ▶ 二 国



Loops: while

• while loop structure

High-Level Code

```
// determines the power
// of x such that 2* =128
int pow = 1;
int x = 0;
while (pow != 128) (
    pow = pow * 2;
    x = x + 1;
```

Assembly Code



イロト イヨト イヨト イヨト

.

Loops: while

• while loop structure

High-Level Code

```
// determines the power
// of x such that 2* =128
int pow = 1:
int x = 0;
while (pow != 128) {
    pow = pow * 2:
    x = x + 1;
}
```

Assembly Code

```
# s0 = pow, s1 = x
add s0, zero, 1  # pow = 1
add s1, zero, zero  # x = 0
while: beq s0, t0, done  # pow = 128?
s11i s0, s0, 1  # pow = pow * 2
addi s1, s1, 1  # x = x + 1
j while  # repeat loop
done:
```



.

do/while loop structure

High-Level Code	Assembly Code	
<pre>// determines the power // of x such that 2* = 128 int pow = 1: int x = 0: do { pow = pow * 2: x = x + 1: hetile (new l= 128);</pre>	<pre># s0 = pow, s1 = x add s0, zero, 1</pre>	s0!=t0 yes
) willie (pow := 120),	done:	

University of South Carolina (M. Y.)

USC

34 / 72

For loop

• For loop example

High-Level Code

```
// add the numbers from 0 to 9
int sum = 0;
int i:
for (i = 0; i < 10; i = i + 1) {
    sum = sum + i;
}</pre>
```

Assembly Code

```
#s0 = i, s1 = sum
     addi sl. zero. O
                            # sum = 0
     addi s0, zero, 0
                           # i = 0
     addi tO, zero, 10
                           # t0 = 10
for: bge s0. t0. done
                           # i >= 10?
     add s1. s1. s0
                           ∦ sum = sum + i
     addi s0, s0, 1
                           \# i = i + 1
           for
                           # repeat loop
done:
```



イロト イヨト イヨト イヨト

.

Array Example

• Array Processing

High-Level Code	Assembly Code		
int i; int scores[200];	∦ sO = scores base address, s1 = i	Address	Data
	addis1,zero.0 ∦i=0	174303BC	scores[199]
	addi t2, zero, 200 # t2 = 200	174303B8	scores[198]
for (i = 0; i < 200; i = i + 1)	<pre>for: bge s1, t2, done # if i >= 200 then done</pre>	•	•
	sllit0,s1,2 #t0=i*4 add t0,t0,s0 #address of scores[i]	174300A4	scores[1]
	<pre>lw t1.0(t0) #t1 = scores[i] addit1.t1.10 #t1 = scores[i] + 10</pre>	174300A0	scores[0]
<pre>scores[i] = scores[i] + 10;</pre>	<pre>sw t1.0(t0) # scores[i] = t1 addis1.s1.1 # i = i + 1 j for # repeat done:</pre>		

イロト イヨト イヨト イヨト

5 9 Q C

Assembler Directives (Reference)

- Assembler directives help guide the assembler
 - Assist in allocating and initializing global variables
 - Used to define constants
 - Assist in differentiating different memory segments

Assembler Directive	Description
.text	Text section
.data	Global data section
.bss	Global data initialized to 0
.section .foo	Section named .foo
.align N	Align next data/instruction on 2 ^N -byte boundary
.balign N	Align next data/instruction on N-byte boundary
.globl sym	Label sym is global
.string "str"	Store string "str" in memory
.word w1,w2,,wN	Store N 32-bit values in successive memory words
.byte b1,b2,,bN	Store N 8-bit values in successive memory bytes
.space N	Reserve N bytes to store variable
.equ name, constant	Define symbol name with value constant
.end	End of assembly code

イロト イヨト イヨト イヨト

ASCII Codes

- English language keyboard has fewer than 256 characters
- Each character can be coded in a byte
- American Standard Code for Information Interchange (ASCII) standardized this coding

		Char		Char		Char		Char		Char		Char
	20	space	30	0	40	@	50	Ρ	60	×	70	р
	21	!	31	1	41	A	51	Q	61	a	71	q
	22		32	2	42	В	52	R	62	b	72	r
	23	#	33	3	43	С	53	S	63	С	73	S
_	24	\$	34	4	44	D	54	Т	64	d	74	t
	25	%	35	5	45	E	55	U	65	e	75	u
	26	&	36	6	46	F	56	V	66	f	76	v
	27	1	37	7	47	G	57	W	67	g	77	W
_	28	(38	8	48	Н	58	Х	68	h	78	х
	29)	39	9	49	Ι	59	Y	69	i	79	у
	2A	*	3A	:	4A	J	5A	Z	6A	j	7A	z
	2B	+	3B	:	4B	К	5B	[6B	k	7B	{
	2C		3C	<	4C	L	5C	λ	6C	1	7C	
	2D	-	3D	-	4D	М	5D]	6D	m	7D	}
_	2E		3E	>	4E	Ν	5E	^	6E	n	7E	~
	2F	/	3F	?	4F	0	5F	_	6F	0		

▲ロト ▲圖 ト ▲ ヨト ▲ ヨト 三 ヨー ぺらぐ

Load Byte (Unsigned)

• 1bu, load the zero-extended byte

If we used 1b we had,

$x5 \leftarrow 0XFFFFF88$

Word Address				Da	ıta			W	ord Number
•					•				•
•					•				•
•								_	•
0000010	С	D	1	9	А	6	5	В	Word 4
000000C	4	0	F	3	0	7	8	8	Word 3
0000008	0	1	E	Е	2	8	4	2	Word 2
0000004	F	2	F	1	A	С	0	7	Word 1
00000000	A	В	С	D	Е	F	7	8	Word 0

イロト イヨト イヨト ・

.

Load Half-Word (Unsigned)

• lhu, load the zero-extended half word

• If we used lh we had,

$x5 \leftarrow OXFFFFAC07$

Word Address				Da	Ita			W	ord Number
•					•				•
•					•			1	•
•				•	•				•
0000010	С	D	1	9	А	6	5	В	Word 4
000000C	4	0	F	3	0	7	8	8	Word 3
0000008	0	1	E	Е	2	8	4	2	Word 2
0000004	F	2	F	1	A	С	0	7	Word 1
00000000	A	В	С	D	Е	F	7	8	Word 0

<四><日><四><日><日><日><日><日<<00</br>

.

Strings

- Strings are null terminated byte arrays
- Simple example of string processing
- la load the base address of the array

Assembly Code

```
.data
chararray:
  .string "helloworld"
text
                       # s0 = base address of chararray
  la s0. chararrav
  addi s1, zero, 0
                       \#i = 0
  addi t3. zero, 10
                       # t3 = 10
for
  bge s1, t3, done
                       # i>=10 ?
                       # t4 = address of chararray[i]
  add t4. s0. s1
  lbu t5,0(t4)
                       # t5= chararray[i]
  addi t5, t5, -32
                       # t5= chararray[i]-32
  sb t5.0(t4)
                       # chararrav[i] = t5
  addi s1, s1, 1
                       # i=i+1
                       # repeat loop
  jal
       zero, for
done:
```

Nord Address	S	Da	ita					
•	· · · · · · · · · · · · · · · · · · ·							
1522FFF 8		00	64	6C				
1522FFF4	72	6F	77	6F				
1522FFF0	6C	6C	65	68				
•								
•			•	i i				
•	MSB		•	LSB				

Memory

#	Char	ŧ.	Char	ŧ	Char
20	space	40	8	60	
21	1	41	A	61	a
22		42	В	62	b
2.3	ő	43	С	63	С
24	\$	44	D	64	d
2.5	8	45	E	65	е
26	8	46	F	66	f
27		47	6	67	g
28	(48	Н	68	h
29)	49	Ι	69	i
2.A	*	4A	J	6A	j
2B	+	4B	K	6B	k
2C		4C	L	6C	1
2D		4D	М	6D	m
2E		4E	N	6E	n
2F		4F	0	6F	0
30	0	50	Р	70	р
31	1	51	0	71	q
32	2	52	R	72	r
33	3	53	S	73	s
34	4	54	Т	74	t
35	5	55	U	75	U
36	6	56	V	76	v
37	7	57	W	77	W
38	8	58	Х	78	х
39	9	59	Y	79	у
3A		5A	Z	7A	Z
3B	:	5B	E	7B	-{
3C	<	SC	Λ	7C	1
3D	-	5D)	7D	}
3E	>	5E	^	7E	~
3F	?	SF			

System Calls (Optional)

- System calls are the services provided by the system mainly for input/output purposes
- To SYSCALL a system service
 - Load the service number in register a7
 - 2 Load argument values, if any, in a0, a1, a2, a3, ... as specified.
 - Issue the ecall instruction
 - Retrieve return values, if any

Assembly Code	
.data	
.string "helloworld"	
.text	
la s0, chararray	# s0 = base address of chararray
addi s1, zero, 0	# i =0
addi t3, zero, 10	# t3 = 10
for:	# :- 10.2
bge si, t3, done	# 1>=10 / # t4 = address of chararrav[i]
lbu t5.0(t4)	# t5= chararrav[i]
addi t5, t5, -32	# t5= chararray[i]-32
sb t5,0(t4)	# chararray[i] = t5
addi s1, s1, 1	# i=i+1
jal zero, for	# repeat loop
done:	
addi a7, zero, 4	# Printing null-terminated string service
add a0, zero, s0 ecall	# Loading a0 with the string base address
	Assembly Code .data chararray: .string "helloworld" .text ia s0, chararray addi s1, zero, 0 addi s1, zero, 10 for: bge s1, t3, done add t4, s0, s1 lbu t5, 0(t4) addi s1, s1, 1 jal zero, for done: addi a7, zero, 4 addi a0, zero, s0 ecall

USC

イロト イポト イヨト イヨト

• Arithmetic

Instruction	Example	Meaning	Comments
Add	add x5, x6, x7	x5 = x6 + x7	Three register operands; add
Subtract	sub x5, x6, x7	x5 = x6 - x7	Three register operands; subtract
Add immediate	addi x5, x6, 20	x5 = x6 + 20	Used to add constants

Instruction	Exa	mple	Meaning	Comments
multiply	mul	x5, x6, x7	$x5 = (x6 * x7)_{31:0}$	multiply
multiply high	mulh	x5, x6, x7	$x5 = (x6 * x7)_{63:32}$	multiply high signed signed
multiply high	mulhsu	x5, x6, x7	$x5 = (x6 * x7)_{63:32}$	multiply high signed unsigned
multiply high	mulhu	x5, x6, x7	$x5 = (x6 * x7)_{63:32}$	multiply high unsigned unsigned
divide signed	div	x5, x6, x7	x5 = x6 / x7	divide signed signed
divide unsigned	divu	x5, x6, x7	x5 = x6 / x7	divide unsigned unsigned
remainder signed	rem	x5, x6, x7	x5 = x6%x7	remainder signed
remainder unsigned	remu	×5, ×6, ×7	x5 = x6%x7	remainder unsigned

• Bit Manipulation

Instruction	Example	Meaning	Comments
And	and x5, x6, x7	x5 = x6 & x7	Three reg. operands; bit-by-bit AND
Inclusive or	or x5, x6, x8	x5 = x6 x8	Three reg. operands; bit-by-bit OR
Exclusive or	xor x5, x6, x9	$x5 = x6 ^ x9$	Three reg. operands; bit-by-bit XOR
And immediate	andi x5, x6, 20	x5 = x6 & 20	Bit-by-bit AND reg. with constant
Inclusive or immediate	ori x5, x6, 20	x5 = x6 20	Bit-by-bit OR reg. with constant
Exclusive or immediate	xori x5, x6, 20	$x5 = x6 ^ 20$	Bit-by-bit XOR reg. with constant
Shift left logical	sll x5, x6, x7	x5 = x6 << x7	Shift left by register
Shift right logical	srl x5, x6, x7	$x5 = x6 \gg x7$	Shift right by register
Shift right arithmetic	sra x5, x6, x7	$x5 = x6 \gg x7$	Arithmetic shift right by register
Shift left logical immediate	slli x5, x6, 3	x5 = x6 << 3	Shift left by immediate
Shift right logical immediate	srli x5, x6, 3	x5 = x6 >> 3	Shift right by immediate
Shift right arithmetic immediate	srai x5, x6, 3	x5 = x6 >> 3	Arithmetic shift right by immediate

• Data Transfer

Instruction	Example	Meaning	Comments
Load word	lw x5, 40(x6)	x5 = Memory[x6 + 40]	Word from memory to register
Load word, unsigned	lwu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned word from memory to register
Store word	sw x5, 40(x6)	Memory[x6 + 40] = x5	Word from register to memory
Load halfword	lh x5, 40(x6)	x5 = Memory[x6 + 40]	Halfword from memory to register
Load halfword, unsigned	1hu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned halfword from memory to register
Store halfword	sh x5, 40(x6)	Memory[x6 + 40] = x5	Halfword from register to memory
Load byte	lb x5, 40(x6)	x5 = Memory[x6 + 40]	Byte from memory to register
Load byte, unsigned	lbu x5, 40(x6)	x5 = Memory[x6 + 40]	Byte unsigned from memory to register
Store byte	sb x5, 40(x6)	Memory[x6 + 40] = x5	Byte from register to memory
Load upper immediate	lui x5, 0x12345	x5 = 0x12345000	Loads 20-bit constant shifted left 12 bits

Branches

Instruction	Example	Meaning	Comments
Branch if equal	beq x5, x6, 100	if (x5 == x6) go to PC+100	PC-relative branch if registers equal
Branch if not equal	bne x5, x6, 100	if (x5 != x6) go to PC+100	PC-relative branch if registers not equal
Branch if less than	blt x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less
Branch if greater or equal	bge x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal
Branch if less, unsigned	bltu x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less, unsigned
Branch if greater or equal, unsigned	bgeu x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal, unsigned
Jump and link	jal x1, 100	x1 = PC+4; go to PC+100	PC-relative procedure call
Jump and link register	jalr x1, 100(x5)	x1 = PC+4; go to $x5+100$	Procedure return; indirect call

Summary

• Operands: registers, memory and constants

Name	Example	Comments
32 registers	x0-x31	Fast locations for data. In RISCV, data must be in registers to perform arithmetic. Register x0 always equals 0.
2 ³⁰ memory words	Memory[0], Memory[4],, Memory[4,294,967,292]	Accessed only by data transfer instructions. RISC-V uses byte addresses, so sequential word accesses differ by 4. Memory holds data structures, arrays, and spilled registers.

• Registers set

	Name	Register Number	Use
	zero	×0	Constant value 0
	ra	×1	Return address
	sp	x2	Stack pointer
Ī	gp	х3	Global pointer
	tp	x4	Thread pointer
	t0-2	x5-7	Temporary registers
	s0/fp	×8	Saved register/Frame pointer
	s1	x9	Saved register
	a0-1	×10-11	Function arguments/Return values
Ī	a2-7	x12-17	Function arguments
	s2-11	x18-27	Saved registers
	t3-6	x28-31	Temporary registers



The second quiz covers material up to this slide

University of South Carolina (M. Y.)

48 / 72

イロン イ団 とくほとう ほんし

- Zero: zero constant
- Saved registers s0-s11: local variables (Saved)
- Temporary registers t0-t6: local variables (Temporary)
- Argument registers a0-a7: Function-call arguments
- ra: return address register
- sp: stack pointer
- gp: global pointer
- tp: thread pointer

イロト イヨト イヨト ・

.

Function Call

High-Level Code int main() { simple(); ... } // void means the function

```
// returns no value
void simple() {
  return;
}
```

Assembly Code

```
0x00000300 main: jal simple # call function
0x00000304 ...
...
0x0000051c simple: jr ra # return
```

- jal <lablename>: jump and link
 - It saves the return address into ra
 - Ø Jumps to the first instruction after the given label
- jr ra
 - jumps back (return) to the saved address in ra

イロン イ団 とくほとう ほんし

Passing arguments/Returning result

- By Convention
 - Arguments: a0 ... a7
 - Return value: a0, (if needed) a1

High-Level Code	Assembly Code	
	# s7 = y	
int main(){	main:	
inty;		
	addi aO, zero, 2	#argument 0 = 2
	addi al, zero, 3	∦argument 1 = 3
	addi a2, zero, 4	∦argument 2 = 4
	addi a3, zero, 5	∦argument 3 = 5
y = diffofsums(2, 3, 4, 5);	jal diffofsums	# call function
	add s7,a0,zero	∦y = returned value
}		
	∦ s3 = result	
int diffofsums(int f. int q. int h. int i){	diffofsums:	
int result;	add t0,a0,a1	# t0 = f+g
	add t1. a2. a3	# t1 = h+i
result = (f + a) - (h + i):	sub s3.t0.t1	# result = (f+q)-(h+i)
	add a0, s3, zero	# put return value in a0
return result:	ir ra	# return to caller
}	0	,,

• The function diffofsums has unintended side effects on s3!

イロト イヨト イヨト イヨト

Stack and Stack pointer

- The stack is a portion of memory used as scratchpad
- By convention, the stack pointer sp always points to the current end of stack frame
- The stack pointer sp starts at a high memory address and decrements as needed
- Stack is used to save and restore registers that are used by a function



sp=0XBEFFFAE8, s0=0X12345678, s1=0XFFEEDDCC
addi sp, sp, -8 # expanding the stack frame by 2 words
sw s0, 4(sp) # pushing s0 into stack
sw s1, 0(sp) # pushing s1 into stack

・ロト ・四ト ・ヨト ・ヨト

∃ 900

Stack as a Scratchpad



University of South Carolina (M. Y.)

USC

▲□▶ ▲□▶ ▲目▶ ▲目▶ 三日 - �?

Preserved/Temporary Registers

- Caller Responsibility: Saving necessary Nonpreserved registers
- Callee Responsibility: Saving Preserved registers

Preserved (called	<i>e</i> -saved)	Nonpreserved (<i>caller</i> -saved)
Saved registers:	s0-s11	Temporary registers: t0-t6
Return address:	ra	Argument registers: a0-a7
Stack pointer: s	р	
Stack above the	stack pointer	Stack below the stack pointer
Assembly Code # s3 = result diffofsums: addi sp. sp4 # make space on stack to s sw s3, 0(sp) # save s3 on stack add t0, a0, a1 # t0 = f + g add t1, a2, a3 # t1 = h + i sub s3, t0, t1 # result = (f + g) - (h + i add a0, s3, zero lw s3, 0(sp) # restore s3 from stack addi sp. sp. 4 # deallocate stack space jr a # return to aller		store one register i) e

イロト イヨト イヨト イヨト

Caller/Callee

- f1 is caller and callee
- f2 is a leaf function



High-Level Code	Assembly Code	
int fl/int a int b) /	# a0 = a, a1 = b, s4 = i,	s5 = x
inti, x;	addisp, sp, -12 sw ra, 8(sp) sw s4, 4(sp)	# make room on stack for 3 registers # save preserved registers used by f1
$x = (a + b) \star (a - b);$	add s5, a0, a1 sub t3, a0, a1 mul s5, s5, t3 addi s4, zero, 0	# x = (a + b) # temp = (a - b) # x = x * temp = (a + b) * (a - b) # i = 0
for (i = 0; i < a; i++)	for:	
	addi sp. sp8 sw a0, 4(sp) sw a1, 0(sp)	# if i 2= d. exit loop # make room on stack for 2 registers # save nonpreserved regs. on stack
	add a0, a1, s4	# argument is b + i
x = x + f2(b + i);	add s5, s5, a0 lw a0, 4(sp) lw a1, 0(sp) addisp sp 8	# call(2(b + 1)) # x = x + f2(b + 1) # restore nonpreserved registers
	addi s4, s4, 1	# i++
return x:	j for return:	# continue for loop
)	add a0. zero. s5 1w ra, 8(sp) 1w s4, 4(sp) 1w s5, 0(sp) addisp. sp. 12	<pre># return value is x # restore preserved registers # restore sp</pre>
	jr ra	# return from fl
int f2(int p) (# a0 = p, s4 = r f2:	Hereiter and the fil
<pre>int r: r = p + 5; return r + p; }</pre>	addisp,sp,4 sw s4,0(sp) addis4,a0,5 add a0,s4,a0 lw s4,0(sp) addisp,sp,4 jr ra	<pre># save preserved regs. used by t2 # r - p + 5 # return value is r + p # restore preserved registers # restore sp # return from f2</pre>

▲ロト ▲圖ト ▲ヨト ▲ヨト 三島 - のんで

Programming Project (Optional)

- Write an assembly program to rearrange a given array of integers
- The rearrangement order is given by an array of indices
- Your code will start like this

```
.data

array:

.word 10, 12, 9, 8, 1, 5, 23, 34, 0, 111

indx:

.word 1, 0, 3, 2, 5, 4, 9, 8, 7, 6
```

```
.text
```

```
#### Your code goes here
```

- For example given the above numbers the array must be rearranged to, 12, 10, 8, 9, 5, 1, 111, 0, 34, 23
- The project is optional and has extra bonus
- You must upload a working assembly file and a snapshot of the result
 - The assembly file: rearrange.asm
 - Result snapshot: result.pdf

▲□▶ ▲圖▶ ▲目▶ ▲目▶ - 目 - のの⊙

Machine Language

- CPU only processes binary patterns
- Assembly programs must be translated into binary codes before execution
- In RISC-V architecture, each instruction is encoded as a 32-bit word
- RISC-V has the following main instruction formats
 - R-Type: three register operands
 - I-Type: one source, one destination and one 12-bit immediate operands
 - Loads: one source, one destination and one 12-bit immediate operands
 - Stores: two source registers and a 12-bits immediate operands
 - Branches: two source registers and one 12-bits (relative) immediate operands
 - U/J Type: one destination register and a 20-bits immediate operands

イロト イヨト イヨト イヨト

R-Type



R-Type bit-fields

- op(6:0): 0110011
- funct3, funct7: Identify the operation according to the table
- rd(11:7): The destination register number
- rs1(19:15): The source1 register number
- rs2(24:20): The source2 register number

	funct7	funct3
add	0000000	000
sub	0100000	000
sll	0000000	001
slt	0000000	010
sltu	0000000	011
xor	0000000	100
srl	0000000	101
sra	0100000	101
or	0000000	110
and	0000000	111

	funct7	funct3
add	0000000	000
sub	0100000	000
sll	0000000	001
sit	0000000	010
sltu	0000000	011
xor	0000000	100
srl	0000000	101
sra	0100000	101
or	0000000	110
and	0000000	111

	funct7	rs2	rs1	funct3	rd	ор	funct7	rs2	rs1	funct3	rd	ор	
add s2, s3, s4 add x18,x19,x20	0	20	19	0	18	51	000,000	1,0100	1001,1	000,	<u>1001</u> 0	011,0011,	(0x01498933)

	funct7	funct3
add	0000000	000
sub	0100000	000
sll	0000000	001
sit	0000000	010
sltu	0000000	011
xor	0000000	100
srl	0000000	101
sra	0100000	101
or	0000000	110
and	0000000	111

				funct7	rs2	rs1	funct3	rd	ор	funct7	rs2	rs1	funct3	rd	ор	
add add	s2, x18,	s3, x19	s4 ,x20	0	20	19	0	18	51	000,000	10100	1001,1	000,	10010	011,0011,	(0x01498933)
							,									
sub sub	t0, x5,	t1, x6,	t2 x7	32	7	6	0	5	51	0100,000	00111	00110	000,	00101	011,0011,	(0x407302B3)

59 / 72

	funct7	funct3
add	0000000	000
sub	0100000	000
sll	0000000	001
sit	0000000	010
sltu	0000000	011
xor	0000000	100
srl	0000000	101
sra	0100000	101
or	0000000	110
and	0000000	111

	-	-		funct7	rs2	rs1	funct3	rd	ор	funct7	rs2	rs1	funct3	rd	ор	
add add	s2, x18	s3, ,x19	s4 ,x20	0	20	19	0	18	51	000,000	10100	1001,1	000,	10010	011,0011,	(0x01498933)
sub	t0,	t1,	t2	32	7	6	0	5	51	0100,000	00111	00110	000,	00101	011,0011	(0x407302B3)
sub	x5,	20,	x /													
s11	s7	+0	s1													
sll	x23	,x5,	x9	0	9	5	1	23	51	0000 000	01001	00101	001	10111	011 0011	(0x00929BB3)

イロト イヨト イヨト イヨト

	funct7	funct3
add	0000000	000
sub	0100000	000
sll	0000000	001
sit	0000000	010
sltu	0000000	011
xor	0000000	100
srl	0000000	101
sra	0100000	101
or	0000000	110
and	0000000	111

				funct7	rs2	rs1	funct3	rd	ор	funct7	rs2	rs1	funct3	rd	ор	
add add	s2, x18	s3, ,x19	s4 ,x20	0	20	19	0	18	51	000,000	1,0100	1001 1	000,	10010	011,0011,	(0x01498933)
sub	+0	+1	+2	20	7	6	0	F	54	0400.000	00111	00110	000	00101	044 0044	(0
sub	ж5,	жб,	ж7	32	1	0	0	э	51	0100,000	00111	00110	000,	00101	011,0011,	(0x40/302B3)
sll sll	s7 , x23	t0,	s1 x9	0	9	5	1	23	51	0000 000	01001	00101	001	10111	011 0011	(0x00929BB3)
xor xor	s8 , x24	s9 , ,x25	s10 ,x26	0	26	25	4	24	51	0000 0000	11010	11001	100	11000	011 0011	(0x01ACCC33)
				7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

59 / 72

I-Type & Loads

I-Type & Load								
31:20	19:15	14:12	11:7	6:0				
imm _{11:0}	rs1	funct3	rd	ор				
12 bits	5 bits	3 bits	5 bits	7 bits				

I-Type bit-fields

- op(6:0): 0010011
- funct3: Identify the operation according to the table
- rd(11:7): The destination register number
- rs1(19:15): The source1 register number
- imm(31:20): The Immediate in Two's complement

Load bit-fields

- op(6:0): 0000011
- funct3: Identify the operation according to the table
- rd(11:7): The destination register number
- rs1(19:15): The source1 register number
- imm(31:20): The Immediate in Two's complement

	funct3
addi	000
slli	001
siti	010
sltiu	011
xori	100
srli	101 bit ₃₀ =0
srai	101 bit _{so} =1
ori	110
andi	111

	funct3
lb	000
lh	001
Iw	010
lbu	100
lhu	101

3

イロト イヨト イヨト イヨト

	funct3
addi	000
slli	001
slti	010
sltiu	011
xori	100
srli	101 bit ₃₀ =0
srai	101 bit ₃₀ =1
ori	110
andi	111

	imm _{11:0}	rs1	funct3	rd	ор	imm _{11:0}	rs1	funct3	rd	ор	
slli s2, s7, 5 slli x18, x23, 5	5	23	1	18	19	0000 0000 0101	10111	001	10010	001 0011	(0x005B9913)

61/72
I-Type (Examples)

	funct3
addi	000
slli	001
slti	010
sltiu	011
xori	100
srli	101 bit ₃₀ =0
srai	101 bit ₃₀ =1
ori	110
andi	111

	imm _{11:0}	rs1	funct3	rd	ор	imm _{11:0}	rs1	funct3	rd	ор	
slli s2, s7, 5 slli x18, x23, 5	5	23	1	18	19	0000 0000 0101	10111	001	10010	001 0011	(0x005B9913)
, , , ,						L					-
srai t1, t2, 29 srai x6, x7, 29	29	7	5	6	19	0100 0001 1101	00111	101	00110	001 0011	(0x41D3D313)
-	12 bits	5 bits	3 bits	5 bits	7 bits	12 bits	5 bits	3 bits	5 bits	7 bits	

61/72

Loads (Examples)

	funct3
lb	000
lh	001
lw	010
lbu	100
lhu	101

		imm _{11:0}	rs1	funct3	rd	ор	imm _{11:0}	rs1	funct3	rd	ор	
lw lw	t2, -6(s3) x7, -6(x19)	-6	19	2	7	3	1111 1111 1010	10011	010	00111	000 0011	(0xFFA9A383)

62 / 72

イロト イヨト イヨト イヨト

Loads (Examples)

	funct3
lb	000
lh	001
lw	010
lbu	100
lhu	101

		imm _{11:0}	rs1	funct3	rd	ор	imm _{11:0}	rs1	funct3	rd	ор	
lw lw	t2, -6(s3) x7, -6(x19)	-6	19	2	7	3	1111 1111 1010	10011	010	00111	000 0011	(0xFFA9A383)
1b	s4 , 0x1F(s4)	0x1F	20	0	20	3	0000 0001 1111	10100	000	10100	000 0011	(0x01FA0A03)
		12 bits	5 bits	3 bits	5 bits	7 bits	12 bits	5 bits	3 bits	5 bits	7 bits	

62 / 72

イロト イヨト イヨト イヨト

Store Instructions



Store bit-fields

- op(6:0): 0100011
- funct3: Identify the operation according to the table
- rs1(19:15): The source1 register number
- rs2(24:20): The source2 register number
- imm(31:25)(11:7): 12-bits immediate

	funct3
sb	000
sh	001
sw	010

Store (Examples)

	funct3
sb	000
sh	001
sw	010

-6(-2)	imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	ор	imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	ор	
sw x7, -6(x19)	1111 111	7	19	2	11010	35	1111 111	00111	10011	010	11010	010 0011	(0xFE79AD23)

Store (Examples)

	funct3
sb	000
sh	001
sw	010

+2 (/-2)	imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	ор	imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	ор	
sw x7, -6(x19)	1111 111	7	19	2	11010	35	1111 111	00111	10011	010	11010	010 0011	(0xFE79AD23)
sh s4, 23(t0)	0000 000	20	5	1	10111	35	0000 000	10100	00101	001	10111	010 0011	(0x01429BA3)
sn x20,23(x5)			-										(,

64 / 72

Store (Examples)

	funct3
sb	000
sh	001
sw	010

		64.23	imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	ор		imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	ор	
SW SW	т2, ж7,	-6(83) -6(x19)	1111 111	7	19	2	11010	35		1111 111	00111	10011	010	11010	010 0011	(0xFE79AD23)
sh sh	s4 , x20	23(t0) 23(x5)	0000 000	20	5	1	10111	35	7 [0000 000	10100	00101	001	10111	010 0011	(0x01429BA3)
sb	t5,	0x2D(zero)	0000 001	30	0	0	01101	35	1	0000 001	11110	00000	000	01101	010 0011	(0x03E006A3)
sb	x30	,0x2D(x0)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits		7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

64 / 72

Branch Instructions

		Br	anch		
31:25	24:20	19:15	14:12	11:7	6:0
imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	ор
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Store bit-fields

- op(6:0): 1100011
- funct3: Identify the operation according to the table
- rs1(19:15): The source1 register number
- rs2(24:20): The source2 register number
- imm(31)(7)(30:25)(11:8): 12-bit immediate

	funct3
beq	000
bne	001
blt	100
bge	101
bltu	110
bgeu	111

3

Branch (Examples)

						funct3
0x70	L2:	beq	s0,	t5, L1 b	eq	000
0x74		add	s1,	s2, s3		001
0x78		sub	s5,	s6, s7	ne	001
0x7C		lw	t0,	0(s1) bl	it	100
0x80	L1:	addi	s1,	s1, -15		101
0x84		bne	s1,	t3, L2	ge	101
			-,	b	ltu	110

		im	m _{12:0}	= 16	0	0	0	0	0	0	0	0	1	0	0	0 🕅		
		bit	num	ber	12	2 11	10	9	8	7	6	5	4	3	2	1 0		
		imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	ор		ir	mm _{12,10}	5 r :	s2	rs1	fur	nct3	imm _{4:1}	11 op	
beq s0, t5, L beg x8, x30, 1	1 16	000 000	30	8	0	1000 0	99		0	000 000	111	10	01000	0	00	1000 0	110 0011	(0x01E40863)
		7 bits	5 bits	5 bits	3 bits	5 bits	7 bit	5		7 bits	5 b	its	5 bits	31	oits	5 bits	7 bits	

66 / 72

bgeu 111

Branch (Examples)

						funct3
0x70	L2:	beq	s0,	t5, L1	beq	000
0x74		add	s1,	s2, s3		0.01
0x78		sub	s5,	s6, s7	bne	001
0x7C		lw	t0,	0(s1)	blt	100
0x80	L1:	addi	s1,	sl, -15		101
0x84		bne	s1,	t3, L2	bge	101
			,		bltu	110

bgeu 111

	im	m _{12:0}	= 16	0	0	0	0	0	0	0	0	1	0	0	0 0		
	bit	num	ber	12	2 11	10	9	8	7	6	5	4	3	2	1 0		
	imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	ор		i	imm _{12,10}	:5 Г	rs2	rs1	fur	nct3	imm _{4:1,1}	I1 op	
beq s0, t5, L1 beg x8, x30, 16	000 000	30	8	0	1000 0	99		(000 000	11	110	01000	00	00	1000 0	110 0011	(0x01E40863)
1, , , , , ,	7 bits	5 bits	5 bits	3 bits	5 bits	7 bit	s		7 bits	51	bits	5 bits	3 t	oits	5 bits	7 bits	
	im	$m_{12:0}$	= -20) 1	1	1	1	1	. 1	1	1	0	1	1	0 页		
	bit	num	ber	12	2 11	10	9	8	7	6	5	4	3	2	1 0		
	imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	ор		i	imm _{12,10}	:5 Г	rs2	rs1	fur	nct3	imm _{4:1,1}	₁₁ op	
bne s1, t3, L2 bne x9, x28, L2	1111 111	28	9	1	0110 1	99		1	1111 111	11	100	01001	00	01	0110 1	110 0011	(0x FFC496E3)
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bit	s		7 bits	51	bits	5 bits	3 t	oits	5 bits	7 bits	
															a • •		E ► E • • •
															-		

$\mathsf{U}/\mathsf{J}\text{-}\mathsf{Type}$ Instructions

31:12	11:7	6:0	_
imm _{31:12}	rd	ор	U Type
imm _{20,10:1,11,19:12}	rd	ор	Ј Туре
20 bits	5 bits	7 bits	

• U-Type bit-fields

- op(6:0):
 - lui: 0110111
 - auipc: 0010111
- rd(11:7): The destination register number
- imm(31:12): 20-bits immediate

• J-Type bit-fields

- op(6:0):
 - jal: 1101111
- rd(11:7): The destination register number
- imm(31)(19:12)(20)(30:21): 21-bits immediate!

U/J-Type (Examples)

			0 2 02	00 00	005 005	400 410)			j a •	al dd	ra si	a, 1,	fu s2	nc ,	:1 s:	3							
			02	x00	0AB	C04	l	fur	nc1	: a	dd	s4	1,	s5	,	s	3							
imm = 0xA67F8 bit number	0 20	1 19	0 18	1 17	<mark>0</mark> 16	<mark>0</mark> 15	1 14	1 13	0 12	0 11	1 10	1 9	1 8	1 7	1 6	1 5	1 4	1 3	0 2	0 1	0 0			
Assembly			F	ielc	l Valı	ues						N	/lac	hine	e C	od	е							
	ir	nm ₂₁	0,10:1	,11,19	:12	rc	1	ор		ii	mm ₂	0,10:	1,11,	19:12			rd	C	р					
jal ra, funci jal x1, 0xA67F8	0111	1111	1000	1010	0110	1		111		<mark>011[.]</mark>	1 111	1 100	0 10	10 01	10	00	001	110	111	1	(0)	x7F8	3A60)EF
2			20 bits	\$		5 bi	ts	7 bit	5			20 b	its			5	bits	7	bits					

)

U/J-Type (Examples)

			юж 0 ж • • •	200 200	005 005	40C 410	:				ja a	al dd	r s	a , 1,	fu s2	inc 2,	:1 s	3								
			0 x	00	0AB	C04		fur	nc1	:	a	dd	s	4,	s	;,	S	8								
imm = 0xA67F8 bit number	0 20	1 19	0 18	1 17	0 16	0 15	1 14	1 13	0 12	:	0 11	1 10	1 9	1 8	1 7	1 6	1 5	1 4	1 3	0 2	0 1	页 0				
Assembly			F	ield	Valu	ues								Mad	hin	e C	od	е								
jal ra, func1 jal x1, 0xA67F8	i 011	mm ₂₁ 1 1111	0,10:1, 100 0 20 bits	11,19: 1010	12 0110	rd 1 5 bit	s	00 111 7 bits	3		ir 0111	nm ₂ 1111	0,10 10 20	0:1,11 00 10 bits	,19:12)10 01	10	0	rd 0001 5 bits	C 110 7	p 111 bits	1	(0)	۲F	8A6	0EF	;)
lui s5, 0x8CDEF		im 0x	nm _{31:1} 8CDE 20 bits	I2 F		rd 21 5 bi	ts	op 55 7 bit	ts		100	00 11	im 00 - 2	1101 1101 10 bits	¹² 1110	111	1	rd 1010 5 bit)1 (s	0 011 7 t	p 011 bits	1	(0x8	CDE	FAB	7)

68 / 72

Summary

• Instruction types

- R-Type
- I-Type
- Loads
- Stores
- Branches
- U/J Type

_																									-
11	10	9	8	7	6	5	4	3	2	1	0			rs1			fu	inc	:t3			rd			
11	10	9	8	7	6	5	Γ		rs	2				rs1			fı	inc	:t3	4	3	2	1	0	
12	10	9	8	7	6	5	Г		rs	2				rs1			fu	inc	:t3	4	3	2	1	11	l
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	Γ		rd			l
20	10	9	8	7	6	5	4	3	2	1	11	19	18	17	16	15	14	13	12	Г		rd			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	

			R-	Туре		
	31:25	24:20	19:15	14:12	11:7	6:0
l	funct7	rs2	rs1	funct3	rd	ор
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

I-Type & Load

31:20	19:15	14:12	11:7	6:0
imm _{11:0}	rs1	funct3	rd	ор
12 bits	5 bits	3 bits	5 bits	7 bits

Store

31:25	24:20	19:15	14:12	11:7	6:0
imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	ор
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Branch					
24:20	19:15	14:12	11:7	6:0	
rs2	rs1	funct3	imm _{4:1,11}	ор	
5 bits	5 bits	3 bits	5 bits	7 bits	
	24:20 rs2 5 bits	24:20 19:15 rs2 rs1 5 bits 5 bits	Branch 24:20 19:15 14:12 rs2 rs1 funct3 5 bits 5 bits 3 bits	Branch 24:20 19:15 14:12 11:7 rs2 rs1 funct3 imm _{4:1,11} 5 bits 5 bits 3 bits 5 bits	

31:12	11:7	6:0	
imm _{31:12}	rd	ор	U Type
imm _{20,10:1,11,19:12}	rd	ор	Ј Туре
20 bits	5 bits	7 bits	

Instruction Machine Codes (Reference)

op	funct3	funct7	Type	Instruction		Description	Operation
0000011 (3)	000	-	I	1b rd	imm(rsl)	load byte	<pre>rd = SignExt([Address]_{7:0})</pre>
0000011 (3)	001	-	I	1h rd	imm(rsl)	load half	<pre>rd = SignExt([Address]_{15:0})</pre>
0000011 (3)	010	-	I	lw rd.	imm(rs1)	load word	rd = [Address] _{31:0}
0000011 (3)	100	-	I	lbu rd.	imm(rs1)	load byte unsigned	<pre>rd = ZeroExt([Address]_{7:0})</pre>
0000011 (3)	101	-	I	lhu rd.	imm(rs1)	load half unsigned	<pre>rd = ZeroExt([Address]_{15:0})</pre>
0010011 (19)	000	-	I	addi rd	rsl, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	0000000	I	slli rd.	rsl, uimm	shift left logical immediate	rd = rsl << uimm
0010011 (19)	010	-	I	slti rd.	rsl, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	011	-	I	sìtiu rd.	rsl, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	-	I	xori rd	rsl, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	0000000°	I	srli rd	rsl, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	101	0100000°	I	srai rd.	rsl, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	-	I	ori rd.	rsl, imm	or immediate	rd = rs1 SignExt(imm)
0010011 (19)	111	-	I	andi rd.	rsl, imm	and immediate	rd = rs1 & SignExt(imm)
0010111 (23)	-	-	U	auipc rd.	upimm	add upper immediate to PC	rd = (upimm, 12'b0) + PC
0100011 (35)	000	-	S	sb rså	, imm(rsl)	store byte	[Address] _{7:0} = rs2 _{7:0}
0100011 (35)	001	-	S	sh rsa	, imm(rsl)	store half	[Address] _{15:0} = rs2 _{15:0}
0100011 (35)	010	-	S	sw rsá	, imm(rsl)	store word	[Address] _{31:0} = rs2
0110011 (51)	000	0000000	R	add rd.	rs1, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	R	sub rd	rs1, rs2	sub	rd = rs1 - rs2
0110011 (51)	001	0000000	R	s11 rd.	rsl, rs2	shift left logical	rd = rs1 << rs24:0
0110011 (51)	010	0000000	R	slt rd	rsl, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	011	0000000	R	sltu rd.	rsl, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	0000000	R	xor rd	rs1, rs2	xor	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	srl rd	rs1, rs2	shift right logical	rd = rs1 >> rs24:0
0110011 (51)	101	0100000	R	sra rd	rs1, rs2	shift right arithmetic	rd = rs1 >>> rs2 _{4:0}
0110011 (51)	110	0000000	R	or rd	rsl, rs2	or	rd = rs1 rs2
0110011 (51)	111	0000000	R	and rd.	rsl, rs2	and	rd = rs1 & rs2
0110111 (55)	-	-	U	lui rd.	upimm	load upper immediate	rd = {upimm, 12'b0}
1100011 (99)	000	-	В	beq rs	, rs2, label	branch if =	if (rs1 rs2) PC - BTA
1100011 (99)	001	-	В	bne rsi	, rs2, label	branch if ≠	if (rs1 ≠ rs2) PC = BTA
1100011 (99)	100	-	В	blt rsi	, rs2, label	branch if <	if (rs1 < rs2) PC = BTA
1100011 (99)	101	-	В	bge rs:	, rs2, label	branch if ≥	if (rs1 ≥ rs2) PC = BTA
1100011 (99)	110	-	В	bltu rs:	, rs2, label	branch if < unsigned	if (rs1 < rs2) PC = BTA
1100011 (99)	111	-	В	bgeu rsi	, rs2, label	branch if ≥ unsigned	if (rsl ≥ rs2) PC = BTA
1100111 (103)	000	-	I	jalr rd.	rsl, imm	jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4
1101111 (111)	-	-	J	jal rd.	label	jump and link	PC = JTA, rd = PC + 4

University of South Carolina (M. Y.)

USC

70 / 72

・ロト・西ト・ヨト・ヨト ヨー うら

Compiling, Assembling and Loading

- **Compiler:** *High level language* → *assembly language*
- Assembler: Assembly \rightarrow machine code (obj file)
- Linker: Unifies obj files + figures out addresses
- Loader: Loads program into memory and excutes



3

- RISC-V does not define any specific Memory Map
- Operating System and I/O: Refers to the memory-mapped regions dedicated to interacting with input/output devices
- Dynamic Data: Represents the heap section of memory used for dynamic memory allocation
- Global Data: Refers to the segment of memory where global and static variables are stored
- **Text**: The memory segment containing the executable code or instructions of a program
- Exception Handlers: Memory regions where routines for handling exceptions (e.g., interrupts or system errors) are a stored

